

Caliptra Onboarding for ODM Partners

Silicon Lifecycle & Debug



Device provisioning stages, fuses, and debug unlock

ATE / Factory

ODM Board Build

System Integration

Datacenter / RMA



Life-Cycle States Across the Provisioning Stages

Which LCC states each stage lives in, and where debug unlock, RMA and SCRAP become possible

 01	 02	 03	 04
ATE / Factory	ODM Board Build	System Integration	Datacenter / RMA
Silicon vendor	ODM board + system build	ODM system integration	CSP operations
RAW	MANUF	PROD	PROD
TEST_UNLOCKED	PROD	PROD debug (level 0+)	PROD debug (level 0+)
MANUF	MANUF debug		RMA
MANUF debug	PROD debug (level 0+)		SCRAP

From ODM board build onward: both MANUF and PROD parts can enter debug mode
End of life: RMA opens hardware debug; SCRAP disables the device.


SoC Debug Capabilities and Expressing Debug Intent

What the Caliptra Subsystem offers the SoC at t=0, and the construction-specific paths for delivering the intent

What the subsystem provides


1. **Time-zero HW and ROM debug** — the debug intent is sampled only at t=0; once authorized, the Caliptra and MCU TAP interfaces open.
2. **Secrets first** — UDS and Field Entropy are wiped or never latched, so no identity keys can be derived in debug mode.
3. **Delivery is SoC construction specific** — how DEBUG_INTENT reaches the subsystem is the integrator's choice; authorization is unchanged.

Where the intent lands: the Caliptra Subsystem inside the SoC




Delivering the intent: Platform integration view

A dedicated GPIO, or a protocol bus such as I3C — the Caliptra-side contract is identical




SOC Hardware Debug over JTAG (t=0) Unlock Flow

What the debug manager, the SoC and the Caliptra Subsystem each do, from t=0 through runtime



SOC Hardware Debug over JTAG Unlock Flow at RT

Platform wants to unlock SOC at a future time




SOC Firmware Debug

No need to unlock JTAG

SOC Firmware = “Any” FW except Caliptra core


Pre-step: Set Debug bit in SOC manifest



Caliptra Firmware Debug

No need to unlock JTAG

Pre-step: Set Debug bit in SOC manifest



Fuses, Lifecycle, and Debug Unlock Fuses

Fuse map v2.1 — what gets burned, and how a locked production part is opened for debug

Key fuse partitions

`SECRET_MANUF_PARTITION`

CPTRA_CORE_UDS_SEED — root of the identity chain

`SECRET_PROD_PARTITION_0..3`

CPTRA_CORE_FIELD_ENTROPY_0..3 — four one-shot slots

`SW_MANUF_PARTITION`

IDEVID cert attributes, HSM identifier, SoC stepping ID

`VENDOR_HASHES_MANUF/PROD`

Vendor PK hashes, owner PK hash and valid flag

`SW_TEST_UNLOCK_PARTITION`

CPTRA_SS_MANUF_DEBUG_UNLOCK_TOKEN

`SECRET_LC_TRANSITION_PARTITION`

Test unlock, TEST-to-MANUF, MANUF-to-PROD, RMA tokens

Debug unlock

Manufacturing debug unlock

Used while the part is still in MANUF lifecycle state. Needs to be provisioned in TEST_UNLOCKED state (unprovisioned security state). The requester presents the token and Caliptra first applies sha512 and then compares it against fuses before releasing enabling debug.

Production debug unlock

For parts already in PROD. No shared secret is burned in. Authorized by signature: eight CPTRA_SS_PROD_DEBUG_UNLOCK_PKS entries hold the public key hashes permitted to authenticate an unlock request, so debug authority can be delegated per level and revoked. Signing authority is challenged with a nonce

Caliptra Onboarding for ODM Partners

Device provisioning & Certificate Extraction

What Caliptra Gives the Device

A fuse-rooted identity chain, built once in silicon and endorsed through manufacturing



Roots that must exist before any of this works

UDS seed and vendor public key hashes are burned at ATE, so the part reaches your line already in PROD lifecycle state, secure-boot enforced, running production-signed firmware only.

Field entropy is programmed last — after it, LDEVID and everything below it change. Order matters.

Provisioning Stages and Who Does What

Each stage hands off to the next one a device plus a data set — certificates, CSRs, and serial numbers

01 ATE / Factory Silicon vendor • Vendor SoC specific fuses (e.g. PK hash, LCC tokens, UEID etc.) • Manage lifecycle Transitions • Provision root seeds (e.g. UDS-seed) and CSR extraction	02 ODM Board Build ODM board + system build • Device has a fully functional iRoT • CSP specific flows happen here (e.g. FE programming, LDEVID flow, Owner PK hash) • I3C available to BMC OOB communication • Prod Debug Unlock available for HW debug • Debug FWs can be loaded securely	03 System Integration ODM system integration • Some ODM board build functions may run here (CSP specific flows) • All ODM board build capabilities continue to be available (e.g. Endorse ALIASFMC certificate) • DOT Flow for system (typically happens here)	04 Datacenter / RMA Microsoft operations • Extract manufacturing, infra-owner, tenant cert chains • Attestation using signed firmware measurements
--	--	--	--

The screenshot shows the MobaXterm application window. The title bar indicates it is sharing the screen. The menu bar includes options like Session, Servers, Tools, Games, Sessions, View, Split, MultiExec, Tunneling, Packages, Settings, and Help. The toolbar contains icons for these functions. The main window displays a terminal session with a root shell on a remote host (10. root@172.23.236.66). The terminal output shows a series of 'root@\$#' prompts, indicating a successful login and a root shell. The status bar at the bottom shows the system temperature (24°C), weather (Mostly cloudy), and the time (7:23 PM, 8/9/2026).